

# Fully Depleted Pinned Photodiode CMOS Image Sensor With Reverse Substrate Bias

Konstantin D. Stefanov, *Member, IEEE*, Andrew S. Clarke, and Andrew D. Holland

**Abstract**—A new pixel design using fully depleted pinned photodiode (PPD) in a 180-nm CMOS image sensor (CIS) process has been developed and the first experimental results from a test chip are presented. The sensor can be fully depleted by means of reverse bias applied to the substrate, and the principle of operation is applicable to very thick sensitive volumes. Additional n-type implants under the in-pixel p-wells have been added to the manufacturing process in order to eliminate the large parasitic substrate current that would otherwise be present in a normal device. The new design shows the same electro-optical performance as the PPD pixel it is based on, and can be fully depleted without significant leakage currents. This development has the potential to greatly increase the quantum efficiency of scientific PPD CIS at near-infrared and soft X-ray wavelengths.

**Index Terms**—CMOS image sensor (CIS), pinned photodiode (PPD), full depletion, reverse bias.

## I. INTRODUCTION

CMOS image sensors (CIS) based on the pinned photodiode (PPD) [1] are widely used today in high performance imaging. For scientific imaging, for example in astronomy and X-ray detection, hybrid CIS and backside-illuminated (BSI) charge coupled devices (CCD) are routinely made on high resistivity bulk silicon, and can achieve full depletion over the entire device thickness, in excess of 200  $\mu\text{m}$ . This greatly increases the quantum efficiency (QE) in the near-infrared (IR) and soft X-ray (<10 keV) regions, and is highly desirable in many other applications.


Although hybrid CIS with high QE are successfully manufactured and used, a monolithic PPD-based CIS with the same high QE would be very attractive. Due to the small sense node and the local charge-to-voltage conversion, monolithic PPD CIS can achieve sub-electron read noise [2], [3], something that is beyond the reach of hybrid or non-PPD CIS. In addition, monolithic imagers are usually simpler to manufacture, have better yield and are less expensive.

Thick sensitive semiconductor volumes are depleted by applying reverse bias across the substrate, so that field-free regions are eliminated and the photogenerated charge is promptly collected at the photodiodes (in the case of CIS) [4], [5], or in the buried channel of CCDs [6]. The red and near-IR QE increases with the thickness of the

Manuscript received October 28, 2016; accepted November 3, 2016. Date of publication November 7, 2016; date of current version December 27, 2016. This work was supported by the U.K. Space Agency under Grant RP10G0348A01. The review of this letter was arranged by Editor S.-J. Chang.

The authors are with the Centre for Electronic Imaging, The Open University, Milton Keynes, MK7 6AA, U.K. (e-mail: Konstantin.Stefanov@open.ac.uk).

Digital Object Identifier 10.1109/LED.2016.2625745



**Fig. 1.** Cross section of the proposed 4T PPD pixel design along the central line of charge transfer and the reverse biasing structure. The two readout transistors T1 and T2 are physically situated in the p-well, and the reset transistor is formed between the reset drain (RD) and the sense node.


sensor [4], however due to the lateral charge diffusion during the increased transit time the spatial resolution deteriorates [6]. The magnitude of the reverse bias depends on the resistivity and the thickness of the semiconductor substrate and can far exceed any other voltage in the system. The structures of both hybrid CIS and CCDs appear as reverse biased pn junctions, and this allows operation without undesirable leakage currents.

PPD CIS are active pixel sensors which contain at least 3 transistors in a p-well next to the PPD. Individual pixels are separated by shallow trench insulation (STI) placed in a p-well, which is a continuation of the transistor p-well. The front side p-wells are at the sensor's substrate potential and are externally connected to ground. Applying negative substrate bias  $V_{BSB}$  at the back of the device in order to increase the depletion depth under the PPD would result in large currents flowing from the front side p-wells to the backside  $p^{++}$  contact, as the  $p^{+}/p^{-}/p^{++}$  structure conducts resistively. Eliminating this parasitic current would allow the full substrate thickness to be depleted, and is the main objective of this development.

## II. DESIGN AND OPERATION

The new pixel design implements a deep, lightly doped n-type implant under the in-pixel p-wells, as shown in Fig. 1. This implant, called “deep depletion extension” (DDE) is floating and does not connect to the PPDs.

In normal operation the DDE acquires its potential from the adjacent PPDs and becomes depleted, as described in detail in [7]. By choosing the appropriate doping profile and size of the DDE, its potential can be made lower than the pinning voltage  $V_{pin}$ , but still high enough to create a potential barrier. The DDE region acts as a bridge extending the depletions from the PPDs underneath the p-wells, creating a pinch-off and a potential barrier of sufficient height to prevent thermionic emission of holes from the p-wells towards the substrate.




**Fig. 2.** Potential diagrams in a simplified 3-pixel, 10  $\mu\text{m}$  pitch PPD model with  $V_{\text{pin}} = 1.7\text{V}$  under reset conditions. The simulation is for 18  $\mu\text{m}$ , 1000  $\Omega\cdot\text{cm}$  epitaxial silicon, reverse biased at  $-5\text{V}$ : (a) normal pixel without DDE; (b) DDE pixel with medium implant depth. The equipotential lines are spaced 0.2V apart, and the dimensions are in microns. The inset shows the potential in depth through a p-well for (a) and for three different DDE profiles.

**Fig. 2(a)** and **Fig. 2(b)** show the potential distribution in a simplified 3-pixel simulation model without and with the DDE implant, respectively, using the same PPD under reverse bias. The difference in the potential barrier in depth under the p-wells can be clearly seen, and in the case of medium depth DDE implant is around 0.7 V.

Along the line of charge transfer the DDE region can have very low lateral electric field, which could slow down charge collection. If the DDE is too wide or highly doped, a potential pocket could be formed in its place, or it may not deplete at all. To prevent this, the size of the p-well was reduced to the minimum width allowed under the design rules for the process, around 2  $\mu\text{m}$ . This helps achieve the desired potentials, but is not sufficient. Significant work was done to optimize the shape, size and dopant profile of the DDE implant using 2D and 3D TCAD tools, taking into account a number of constraints from the manufacturing process. This was crucial to achieve the desired operation while minimizing the disturbance to the potentials of the PPD.

To test this concept, a chip containing pixel arrays on 10  $\mu\text{m}$  and 5.4  $\mu\text{m}$  pitch was designed at the CEI and manufactured by TowerJazz Semiconductor using their well-established 180 nm image sensor process on 18  $\mu\text{m}$  thick, 1000  $\Omega\cdot\text{cm}$  epitaxial wafers. The chip contains 4 pixel design variants of each pitch, with DDE implants with length  $L_{\text{DDE}}$  overlapping the in-pixel p-well in increasing steps. Three process variants with different depth of the DDE were manufactured – shallow, medium and deep, in addition to producing a reference design where the only difference was that the DDE implant was omitted.



**Fig. 3.** Whole chip reverse currents in darkness at  $23 \pm 1^\circ\text{C}$ ,  $V_{\text{pin}} = 1.7\text{V}$ : (a) reference design (no DDE); (b) shallow DDE profile; (c) medium DDE profile; (d) deep DDE profile. The chip size is 5 mm x 5 mm.

### III. EXPERIMENTAL RESULTS

#### A. Leakage Current and Photo Response

**Fig. 3** shows the measured reverse substrate current for the reference device and for 3 device variants with different implantation profiles. The current is measured in the substrate connection and is the sum of the leakage currents from the individual pixel arrays. It is dominated by the least-performing design, and includes the contribution from other structures, such as the row addressing logic, output buffers and ESD protection circuitry. The leakage current clearly depends on the DDE doping profile, which is an indication that it occurs in the pixel arrays and not elsewhere on chip.

The onset of higher leakage current is caused by thermionic emission [8] of holes over the potential barrier in the DDE region. The barrier height is reduced almost linearly by the applied reverse voltage, similar to the way the potential in the buried channel in CCDs is manipulated by the applied gate voltage [9]. This leakage mechanism has exponential dependence on the applied reverse voltage, as the data in **Fig. 3** shows, and is triggered above a threshold dependent on device structure and doping profiles. The threshold voltage increases with the barrier height created by the DDE, shown in the inset of **Fig. 2** for  $V_{\text{BSB}} = -5\text{V}$ . This leakage, however, is not a serious limitation; provided that the threshold is above the voltage required to achieve full depletion, the device achieves its objectives.

Most of the new pixel variants exhibit nearly identical electro-optical performance to the reference, as shown from the photon transfer curves (PTC) [10] in **Fig. 4**. The measured conversion gain for the 10  $\mu\text{m}$  and 5.4  $\mu\text{m}$  pixels was 78  $\mu\text{V}/e^-$  and 38  $\mu\text{V}/e^-$ , close to the design values.

As PPDs accumulate photogenerated or dark current charge, their peak potential is reduced and becomes lower than  $V_{\text{pin}}$ . This lowers the potential barrier under the p-wells because it is determined by the adjacent PPDs, and in turn can increase the reverse current. However, due to the large PPD storage capacitance this potential reduction is relatively small, and as shown in **Fig. 5**, illumination far beyond full well capacity does not result in undesired sudden reverse current increase.

#### B. Depletion Depth

The device was designed to be backside illuminated with the reverse bias supplied from the front, using the undepleted




Fig. 4. Photon transfer curve of a 10  $\mu\text{m}$  pixel: (a) reference (no DDE); (b) medium DDE doping with substrate bias of 0V; and (c) medium DDE with substrate bias of  $-5\text{V}$ . One ADU is  $305\mu\text{V}$ .




Fig. 5. Whole chip reverse currents at  $23 \pm 1^\circ\text{C}$ ,  $V_{\text{pin}} = 1.7\text{V}$ , medium DDE: (a) in darkness, (b) light signal near full well capacity (3,000 ADU, 12 ke-); (c) light signal at 10 times full well capacity.

area at the chip periphery as shown in Fig. 1. This area is approximately  $600\mu\text{m}$  wide (for a chip with size  $5\text{mm} \times 5\text{mm}$ ), and provides a conductive path to the backside with measured front-to-back resistance of  $21\Omega$ . All off-pixel circuitry is situated above a deep n-well, biased to  $3.3\text{V}$ . In the case of BSI processed device, the substrate is removed and the backside is  $\text{p}^{++}$  implanted with a shallow dopant.

For the selected epitaxial material and  $V_{\text{pin}}$  the simulated  $V_{\text{BSB}}$  for full depletion was estimated at around  $-4\text{V}$  (using the model in Fig. 2), which implies that every pixel variant in chips with medium and deep DDE profiles can be fully depleted. Dark current measurements were used to estimate the onset of full depletion due to the nearly full suppression of surface dark current in PPD devices. As the depletion increases in depth it reaches the backside interface with the  $\text{p}^{++}$  substrate and cannot increase anymore; at this point the bulk dark current is expected to level off.

Fig. 6 shows the measured dark current in two pixel array variants as a function of the backside bias. The data is consistent with the expectation of full depletion, and the observed dark current is typical for the technology.

Presently the devices are being processed for BSI at e2v Technologies and the results from their characterization will be presented in due course.




Fig. 6. Dark current at  $23 \pm 1^\circ\text{C}$  as a function of the reverse bias for medium DDE (a) and deep DDE (b)  $10\mu\text{m}$  pixel arrays.

#### IV. CONCLUSION

In this letter we present the first experimental results from a new PPD pixel design using an additional deep implant to create a potential barrier under the in-pixel p-wells, which effectively prevents parasitic substrate current flow when reverse bias is applied. The first device prototypes demonstrate that this principle, termed “deep depletion extension”, works as predicted by previous simulations and eliminates the leakage current. The device is able to reach reverse bias levels above what is required to achieve full depletion, and maintains its reverse current performance under illumination. The proposed pixel architecture promises to realize fully depleted devices with much improved QE in the near-infrared and soft X-ray bands, when thick high resistivity substrates are used.

#### REFERENCES

- [1] E. R. Fossum and D. B. Hondongwa, “A review of the pinned photodiode for CCD and CMOS image sensors,” *IEEE J. Electron Devices Soc.*, vol. 2, no. 3, pp. 33–43, May 2014, doi: 10.1109/JEDS.2014.2306412.
- [2] M.-W. Seo, S. Kawahito, K. Kagawa, and K. Yasutomi, “A  $0.27\text{e-rms}$  read noise  $220\text{-}\mu\text{V/e}$ -conversion gain reset-gateless CMOS image sensor with  $0.11\text{-}\mu\text{m}$  CIS process,” *IEEE Electron Device Lett.*, vol. 36, no. 12, pp. 1344–1347, Dec. 2015, doi: 10.1109/LED.2015.2496359.
- [3] A. Boukhayma, A. Peizerat, and C. Enz, “A Sub-0.5 electron read noise VGA image sensor in a standard CMOS process,” *IEEE J. Solid State Circuits*, vol. 51, no. 9, pp. 2180–2191, Sep. 2016, doi: 10.1109/JSSC.2016.2579643.
- [4] S. Lauthermann, J. Fisher, and M. MacDougal, “A monolithic  $640 \times 512$  CMOS imager with high-NIR sensitivity,” *Proc. SPIE*, vol. 9070, 907002, Jun. 2014, doi: 10.1117/12.2053449.
- [5] Y. Bai, W. Tennant, S. Anglin, A. Wong, M. Farris, M. Xu, E. Holland, D. Cooper, J. Hosack, K. Ho, T. Sprafke, R. Kopp, B. Starr, R. Blank, J. W. Beletic, and G. A. Luppino, “ $4\text{K} \times 4\text{K}$  format  $10\mu\text{m}$  pixel pitch H4RG-10 hybrid CMOS silicon visible focal plane array for space astronomy,” *Proc. SPIE*, vol. 8453, 84530M, Sep. 2012, doi: 10.1117/12.926748.
- [6] S. E. Holland, D. E. Groom, N. P. Palaio, R. J. Stover, and M. Wei, “Fully depleted, back-illuminated charge-coupled devices fabricated on high-resistivity silicon,” *IEEE Trans. Electron Devices*, vol. 50, no. 1, pp. 225–238, Jan. 2003, doi: 10.1109/TED.2002.806476.
- [7] K. D. Stefanov, A. S. Clarke, and A. D. Holland, “Fully depleted and backside biased monolithic CMOS image sensor,” *Proc. SPIE*, vol. 9915, 991513, Aug. 2016, doi: 10.1117/12.2232413.
- [8] S. M. Sze, *Physics of Semiconductor Devices*. Hoboken, NJ, USA: Wiley, 1981, pp. 255–258.
- [9] J. D. E. Beynon and D. R. Lamb, editors, “Basic principles of charge-coupled devices,” in *Charge-Coupled Devices and Their Applications*. New York, NY, USA: McGraw-Hill, 1980, pp. 5–29.
- [10] J. Janesick, “Photon Transfer Curve,” in *Photon Transfer  $\lambda \rightarrow \text{DN}$* , Bellingham, WA, USA: SPIE Press, 2007, pp. 49–71.